

Structure of Channelized IQ and Channelized IQE PICs

Figure 1 through Figure 13 show the structural organization of the channelized PICs, channelized IQ PICs, and channelized IQE PICs. Table 1 through Table 3 show the structure of channelized IQE PICs, channelized IQ PICs, and channelized PICs.

Figure 1: Channelized OC48/STM16 IQE PIC (in SONET Mode)






Figure 2: Channelized OC48/STM16 IQE PIC (in SDH Mode)




g017452

Figure 3: Channelized OC12 IQ PIC and Channelized OC12/STM4 IQE PIC (in SONET Mode)




g003012

Figure 4: Channelized OC12/STM4 IQE PIC (in SDH Mode)




9017453

Figure 5: Channelized OC12/STM4 IQ PIC (in SDH Mode)




9004453

Figure 6: Channelized OC3 Ports (in SONET Mode) on Channelized OC3 IQ and Channelized OC3/STM1 IQE PICs



9016962

Figure 7: Channelized CSTM1 Ports (in SDH Mode) on Channelized OC3/STM1 IQE PIC



9017454

Figure 8: Channelized STM1 IQ PIC




Figure 9: Channelized CDS3/E3 IQE PIC (in DS3 Mode)




Figure 10: Channelized CDS3/E3 IQE PIC (in E3 Mode)




Figure 11: Channelized DS3 IQ PIC




Figure 12: Channelized T1 IQ and IQE PIC




Figure 13: Channelized E1 IQ and IQE PIC




Table 1: Structural Differences: Channelized IQE PICs

PIC Type	Transport	Path	DS3	DS1/E1	E3
Channelized IQE PICs					
Channelized OC48/STM16 IQE (SONET Mode)	<i>coc48-fpc/pic/port</i>	<i>coc1-fpc/pic/port</i> :[1-48]	<i>ct3-fpc/pic/port</i> :[1-48]	<i>ct1-fpc/pic/port</i> :[1-48]:[1-28]	Not applicable.
		<i>so-fpc/pic/port</i>	<i>t3-fpc/pic/port</i> :[1-48]	<i>t1-fpc/pic/port</i> :[1-48]:[1-28]	
Channelized OC48/STM16 IQE (SDH Mode)	<i>cstm16-fpc/pic/port</i>	<i>cau4-fpc/pic/port</i> :[1-16]	<i>ct3-fpc/pic/port</i> :[1:16][1:3]	<i>ce1-fpc/pic/port</i> :[1-16]:[1-63]	<i>e3-fpc/pic/port</i> :[1-16]:[1-3]
		<i>so-fpc/pic/port</i>	<i>t3-fpc/pic/port</i> :[1:16][1:3]	<i>e1-fpc/pic/port</i> :[1-16]:[1-63]	
			<i>ct1-fpc/pic/port</i> :[1:16]:[1-84]	<i>ct1-fpc/pic/port</i> :[1:16]:[1-3]:[1-28]	
			<i>t1-fpc/pic/port</i> :[1:16]:[1-84]	<i>t1-fpc/pic/port</i> :[1:16]:[1-3]:[1-28]	
Channelized OC12 IQE (SONET Mode)	<i>coc12-fpc/pic/port</i>	<i>coc1-fpc/pic/port</i> :[1-12]	<i>ct3-fpc/pic/port</i> :[1-12]	<i>ct1-fpc/pic/port</i> :[1-12]:[1-28]	Not applicable.
		<i>so-fpc/pic/port</i>	<i>t3-fpc/pic/port</i> :[1-12]	<i>t1-fpc/pic/port</i> :[1-12]:[1-28]	
Channelized STM4 IQE (SDH Mode)	<i>cstm4-fpc/pic/port</i>	<i>cau4-fpc/pic/port</i> : [1-4]	<i>ct3-fpc/pic/port</i> :[1-4]:[1-3]	<i>ce1-fpc/pic/port</i> :[1-4]:[1-63]	<i>e3-fpc/pic/port</i> :[1-4]:[1-3]
		<i>so-fpc/pic/port</i>	<i>t3-fpc/pic/port</i> :[1-4]:[1-3]	<i>e1-fpc/pic/port</i> :[1-4]:[1-63]	
			<i>ct1-fpc/pic/port</i> :[1-4]:[1-84]	<i>ct1-fpc/pic/port</i> :[1-4]:[1-3]:[1-28]	
			<i>t1-fpc/pic/port</i> :[1-4]:[1-84]	<i>t1-fpc/pic/port</i> :[1-4]:[1-3]:[1-28]	
Channelized OC3 IQE (SONET)	<i>coc3-fpc/pic/port</i>	<i>coc1-fpc/pic/port</i> :[1-3]	<i>ct3-fpc/pic/port</i> :[1-3]	<i>ct1-fpc/pic/port</i> :[1-3]:[1-28]	Not applicable.
		<i>so-fpc/pic/port</i>	<i>t3-fpc/pic/port</i> :[1-3]	<i>t1-fpc/pic/port</i> :[1-3]:[1-28]	
Channelized STM1 IQE	<i>cstm1-fpc/pic/port</i>	<i>cau4-fpc/pic/port</i>	<i>ct3-fpc/pic/port</i> :[1-3]	<i>ce1-fpc/pic/port</i> :[1-63]	<i>e3-fpc/pic/port</i> :[1:3]
		<i>so-fpc/pic/port</i>	<i>t3-fpc/pic/port</i> :[1-3]	<i>e1-fpc/pic/port</i> :[1-63]	
			<i>ct1-fpc/pic/port</i> :[1-84]	<i>ct1-fpc/pic/port</i> :[1-3]:[1-28]	
			<i>t1-fpc/pic/port</i> :[1-84]	<i>t1-fpc/pic/port</i> :[1-3]:[1-28]	

Table 1: Structural Differences: Channelized IQE PICs (continued)

PIC Type	Transport	Path	DS3	DS1/E1	E3
Channelized DS3 IQE	Not applicable.	Not applicable.	<i>ct3-fpc/pic/port</i> <i>t3-fpc/pic/port</i>	<i>ct1-fpc/pic/port</i> :[1-28] <i>t1-fpc/pic/port</i> :[1-28]	Not applicable.
Channelized E3 IQE	Not applicable.	Not applicable.	Not applicable.	Not applicable.	<i>e3-fpc/pic/port</i> :[1:4]
Channelized T1 IQE	Not applicable.	Not applicable.	Not applicable.	<i>ct1-fpc/pic/port</i> <i>t1-fpc/pic/port</i>	Not applicable.
Channelized E1 IQE	Not applicable.	Not applicable.	Not applicable.	<i>ce1-fpc/pic/port</i> <i>e1-fpc/pic/port</i>	Not applicable.

Table 2: Structural Differences: Channelized IQ PICs

PIC Type	Transport	Path	DS3	DS1/E1	E3
Channelized IQ PICs					
Channelized OC12/STM4 IQ (SONET Mode)	<i>coc12-fpc/pic/port</i>	<i>coc1-fpc/pic/port</i> :[1-12] <i>so-fpc/pic/port</i>	<i>ct3-fpc/pic/port</i> :[1-4]:[1-3] <i>t3-fpc/pic/port</i> :[1-4]:[1-3]	<i>ct1-fpc/pic/port</i> :[1-3]:[1-28] <i>ct1-fpc/pic/port</i> :[1-4]:[1-3]:[1-28]	Not applicable.
Channelized OC12/STM4 IQ (SDH Mode)	<i>cstm4-fpc/pic/port</i>	<i>cau4-fpc/pic/port</i> : [1-4] <i>so-fpc/pic/port</i>	<i>ct3-fpc/pic/port</i> :[1-4]:[1-3] <i>t3-fpc/pic/port</i> :[1-4]:[1-3]	<i>ct1-fpc/pic/port</i> :[1-3]:[1-28] <i>t1-fpc/pic/port</i> :[1-4]:[1-3]:[1-28]	Not applicable.
Channelized OC3 IQ (SONET)	<i>coc3-fpc/pic/port</i>	<i>coc1-fpc/pic/port</i> :[1-3] <i>so-fpc/pic/port</i>	<i>ct3-fpc/pic/port</i> :[1-3] <i>t3-fpc/pic/port</i> :[1-3]	<i>ct1-fpc/pic/port</i> :[1-3]:[1-28] <i>t1-fpc/pic/port</i> :[1-3]:[1-28]	Not applicable.
Channelized STM1 IQ (SDH)	Not applicable.	<i>cau4-fpc/pic/port</i> <i>so-fpc/pic/port</i>	Not applicable.	<i>ce1-fpc/pic/port</i> :[1-63] <i>e1-fpc/pic/port</i> :[1-63]	Not applicable.
Channelized DS3 IQ	Not applicable.	Not applicable.	<i>ct3-fpc/pic/port</i> <i>t3-fpc/pic/port</i>	<i>ct1-fpc/pic/port</i> :[1-28] <i>t1-fpc/pic/port</i> :[1-28]	Not applicable.

Table 2: Structural Differences: Channelized IQ PICs (continued)

PIC Type	Transport	Path	DS3	DS1/E1	E3
Channelized E1 IQ	Not applicable.	Not applicable.	Not applicable.	<i>ce1-fpc/pic/port</i> <i>e1-fpc/pic/port</i>	Not applicable.

Table 3: Structural Differences: Channelized PICs

PIC Type	Transport	Path	DS3	DS1/E1	E3
Channelized PICs					
Channelized OC12	<i>t3-fpc/pic/port</i> :0	<i>t3-fpc/pic/port</i> :[0-11]	<i>t3-fpc/pic/port</i> :[0-11]	Not applicable.	Not applicable.
Channelized STM1	<i>e1-fpc/pic/port</i> :0	<i>e1-fpc/pic/port</i> :0	Not applicable.	<i>e1-fpc/pic/port</i> :[0-63]	Not applicable.
Channelized T3 and Multichannel T3	Not applicable.	Not applicable.	<i>t1-fpc/pic/port</i> :0	<i>t1-fpc/pic/port</i> :[0-27]	Not applicable.
Channelized E1	Not applicable.	Not applicable.	Not applicable.	<i>e1-fpc/pic/port</i> <i>ds-fpc/pic/port</i> :0	Not applicable.

Published: 2010-04-20