Help us improve your experience.

Let us know what you think.

Do you have time for a two-minute survey?

Channelized DS3 IQ PIC (T4000 Router)

 

Software Release

Junos OS Release 12.1R2 and later (Type 1)

For information on which FPCs support this PIC, see T4000 PIC/FPC Compatibility.

Hardware Features

  • Four DS3 ports

  • Power requirement: 0.32 A @ 48 V (15.6 W)

  • Fine-grained queuing per logical interface

  • Channelization: DS3, DS0

  • Model number: PB-4CHDS3-QPP

  • Data service unit (DSU) functionality

  • Subrate and scrambling:

    • Digital Link/Quick Eagle

    • Kentrox

    • Larscom

    • ADTRAN

    • Verilink

  • B3ZS line encoding

  • M13 or C-bit parity

  • Full bit error rate test (BERT)

  • Local and remote loopback testing

Software Features

Table 1: Software Features Supported

Software Feature

T4000 First Supported Junos OS Release

Quality of service (QoS) per channel: weighted round-robin (WRR), random early detection (RED), weighted random early detection (WRED)

12.1R2

Simple Network Management Protocol (SNMP): DS1 MIB, DS3 MIB

12.1R2

Dynamic, arbitrary channel configuration

12.1R2

Encapsulations:

  • Circuit cross-connect (CCC)

  • Frame Relay

  • High-Level Data Link Control (HDLC)

  • Point-to-Point Protocol (PPP)

12.1R2

Cables and Connectors

Standard DS3 BNC coaxial cable interfaces

LEDs

Table 2: Channelized DS3 IQ PIC LEDs

Label

Color

State

Description

STATUS

Off

Not enabled

Green

On steadily

Online with no alarms or failures

Yellow

On steadily

Online with alarms for remote failures

Red

On steadily

Active with a local alarm; router has detected a failure

Alarms, Errors, and Events

  • Alarm indication signal (AIS)

  • Excessive zeros (EXZ)

  • Far-end block error (FEBE)

  • Frame error

  • Idle code, Idle received

  • Line code violation (LCV)

  • Loss of signal (LOS)

  • Out of frame (OOF)

  • Parity bit (P-bit) disagreements

  • Path parity error

  • Yellow alarm bit (X-bit) disagreements

Instrumentation (counters)

Layer 2 per-queue and per-channel packet and byte counters