Help us improve your experience.

Let us know what you think.

Do you have time for a two-minute survey?

Guide That Contains This Content
[+] Expand All
[-] Collapse All

    E3 IQ PIC (M40e Router)

    Image g003160.gif

    Software release


    • Four E3 ports
    • Power requirement: 0.38 A @ 48 V (18 W)
    • Fine-grained queuing per logical interface

    Hardware features

    • Clear-channel (34.368-Mbps) and subrate E3
    • Unframed or ITU G.751 framing
    • Data service unit (DSU) functionality
    • Subrate and scrambling:
      • Digital Link/Quick Eagle
      • Kentrox
    • HDB3 line encoding
    • Full bit error rate test (BERT)
    • Local and remote loopback testing

    Software features

    • Quality of service (QoS) per port: weighted round-robin (WRR), random early detection (RED), weighted random early detection (WRED)
    • Simple Network Management Protocol (SNMP): E3 MIB, QoS MIB
    • Input policing and output shaping
    • Provider-side rate limiting
    • Full data link connection identifier (DLCI) range with sparse channel numbering
    • Per-DLCI queues with weighted deficit round-robin and strict priority
    • Encapsulations:
      • High-Level Data Link Control (HDLC)
      • Frame Relay
      • Circuit cross-connect (CCC)
      • Translational cross-connect (TCC)
      • Point-to-Point Protocol (PPP)
    • Junos OS Release 7.0 or later is required to configure graceful Routing Engine switchover (GRES).

    Cables and connectors

    • Standard E3 BNC coaxial cable interfaces


    One tricolor per port:

    • Off—Not enabled
    • Green—Online with no alarms or failures
    • Yellow—Online with alarms for remote failures
    • Red—Active with a local alarm; router has detected a failure

    Alarms, errors, and events

    • Alarm indication signal (AIS)
    • Equipment failure (does not affect service)
    • Frame error
    • Line code violation
    • Loss of signal (LOS)
    • Out of frame (OOF)
    • Yellow alarm bit (A-bit) disagreements

    Instrumentation (counters)

    • Layer 2 per-queue packet and byte counters

    Published: 2010-10-28