Help us improve your experience.

Let us know what you think.

Do you have time for a two-minute survey?

Guide That Contains This Content
[+] Expand All
[-] Collapse All

    Channelized E1/T1 Enhanced IQ (IQE) PIC (M40e Router)

    Image g004432.gif

    Software release


    • Ten E1 or T1 ports
    • DS1 and E1 interfaces are selectable on a per-port granularity
    • E1 channelization per PIC:
      • 10 E1 channels
      • 310 DS0 channels
    • T1 channelization per PIC:
      • 10 T1 channels
      • 240 DS0 channels
    • Power requirement: 0.52 A @ 48 V (24.73 W)

    Hardware features

    Ports are numbered:

    • Top row: 0 and 1 from left to right
    • Second row: 2 and 3 from left to right
    • Third row: 3 and 4 from left to right
    • Bottom row: 5 and 6 from left to right

    Software features

    • Quality of service (QoS) per channel: weighted round-robin (WRR), random early detection (RED), weighted random early detection (WRED)
    • Enhanced fine-grained queuing per logical interface. See the Junos OS Class of Service Configuration Guide for more information about class of service features.
    • Support sending and receiving in-band loopback codes in both framed and unframed mode:
      • Framed in-band loopback at CSU
      • Framed in-band loopback at Smartjack (ANSI)
      • Unframed in-band loopback at CSU
      • Unframed in-band loopback at Smartjack (ANSI)
    • You can configure the following framing modes using the CLI:
      • T1—SF (D4/superframe), ESF (extended superframe)
      • E1—G704, G704–no-crc4, unframed
    • Packet buffering, Layer 2 parsing
    • Local line, remote line, and remote payload loopback testing; each channel can be looped individually and independently of other channels (DS1/E1 channels)
    • Simple Network Management Protocol (SNMP): T1 MIB (RFC 1406)
    • Dynamic, arbitrary channel configuration
    • Full bit error rate test (BERT)
    • Clocking: internal and loop (clock recovered from network and use for transmit). Internal timing is the default for channelized T1 ports. The external master clock can be a multiple of 2.048 MHz or 1.544 MHz for E1 or T1 operation.
    • Line coding:
      • T1—CLI configurable as AMI or B8ZS
      • E1—HDB3
    • Encapsulations:

      • Circuit cross-connect (CCC)
      • Translational cross-connect (TCC)
      • Extended Frame Relay for CCC and TCC
      • Flexible Frame Relay
      • Frame Relay
      • Frame Relay for CCC
      • Frame Relay for TCC
      • Frame Relay port CCC
      • High-Level Data Link Control (HDLC)
      • HDLC framing for CCC
      • HDLC framing for TCC
      • MPLS CCC
      • MPLS TCC
      • Point-to-Point Protocol (PPP)
      • PPP for CCC
      • PPP for TCC
    • Encapsulations available only for DS0 and DS1:
      • Multilink Frame Relay end-to-end (MLFR FRF.15)
      • Multilink Frame Relay (MLFR) UNI NNI (MFR FRF.16)
      • Multilink PPP (MLPPP)
    • Encapsulations available only for DS1:

      • PPP over Frame Relay

    Cables and connectors

    • 120-ohm RJ-48C connector (female)


    One tricolor per port:

    • Off—Not enabled
    • Green—Online with no alarms or failures
    • Yellow—Online with alarms for remote failures
    • Red—Active with a local alarm; router has detected a failure

    Alarms, errors, and events

    • DS1 alarms:

      • Alarm indication signal (AIS)
      • Loss of frame (LOF)
      • Remote alarm indication signal (RAIS)
      • 24-hour alarm reporting history maintained for error statistics and failure counts, 15-minute intervals on all errors
    • DS1 error detection:

      • Bursty errored seconds (BES)
      • CRC errors
      • Errored seconds (ES)
      • Line errored seconds (LES)
      • Loss of framing seconds (LOFS)
      • Loss of signal seconds (LOSS)
      • Severely errored seconds (SES)
      • Severely errored framing seconds (SEFS)
      • Unavailable seconds (UAS)

    Instrumentation (counters)

    • Layer 2 per-queue and per-channel packet and byte counters
    • Layer 2 per-queue and per-channel packet and byte drop counters

    Published: 2010-10-28