Help us improve your experience.

Let us know what you think.

Do you have time for a two-minute survey?

Navigation
Guide That Contains This Content
[+] Expand All
[-] Collapse All
     

    Related Documentation

     

    Packet Forwarding Engine

    The Packet Forwarding Engine provides Layer 2 and Layer 3 packet switching, route lookups, packet forwarding, and route lookup functions. Table 1 lists the Packet Forwarding Engine forwarding rate and aggregate throughput for each routing platform.

    Table 1: Packet Forwarding Engine Forwarding Rate and Aggregate Throughput Characteristics per Routing Platform

    Specifications

    M5/
    M10

    M7i

    M10i

    M20

    M40

    M40e

    M120

    M160

    M320

    T320

    T640

    T1600

    TX Matrix

    TX Matrix Plus

    Packet forwarding rate in million packets per second (Mpps)

    40

    16

    16

    40

    40

    40

    90

    160

    385

    385

    770

    1.92 billion pps

    3 billion pps

    7.68 billion pps

    Aggregate throughput in gigabits per second (Gbps)

    6.4

    8.4

    12.8

    25.6

    40

    51.2

    120

    160

    320

    320

    640

    1.6 Tbps

    2.5 Tbps

    6.4 Tbps

    For M Series routers, the Packet Forwarding Engine is implemented in ASICs that are located on the System Control Board (SCB): a Forwarding Engine Board (FEB) (M5/M10 router), System and Switch Board (SSB) (M20 router), SCB (M40 router), or Switching and Forwarding Module (SFM) (M40e and M160 routers). It uses a centralized route lookup engine and shared memory. For T Series routers, the Packet Forwarding Engine is implemented in ASICs that are physically located on the Flexible PIC Concentrator (FPCs) and PICs.

    Table 2 lists the Packet Forwarding Engine components for each routing platform.

    Table 2: Router Packet Forwarding Engine Components per Routing Platform

    Component

    M5/
    M10

    M7i

    M10i

    M20

    M40

    M40e

    M120

    M160

    M320

    T320

    T640

    T1600

    TX Matrix

    TX Matrix Plus

    Midplane

    X

    X

    X

    X

    X

    X

    X

    X

    X

      

    X

    X

    X

    PIC

    X

    X

    X

    X

    X

    X

    X

    X

    X

    X

    X

    X

    X (T640)

    X (T1600)

    FPC

    Built-in

      

    X

    X

    X

    X

    X

    X

    X

    X

    X

    X (T640)

    X (T640)

    FIC

     

    X

             

    CFEB

     

    X

    X

            

    FEB

    X

         

    X

        

    SSB

       

    X

           

    SCB

        

    X

          

    SFM

         

    X

     

    X

       

    Layer 2/Layer 3 Packet Processing ASIC

             

    X

    X

    X

    X

    X

    Queuing and Memory Interface ASICs

            

    X

    X

    X

    X

    X

    X

    T Series Internet Processor

            

    X

    X

    X

    X

    X

    X

    Switch Interface ASICs

            

    X

    X

    X

    X

    X

    X

    Media-specific ASICs on the PICs

    X

    X

    X

    X

    X

    X

     

    X

    X

    X

    X

    X

    X

    X

     

    Related Documentation

     

    Published: 2012-08-20