[Contents] [Prev] [Next] [Report an Error]

ATM2 IQ OC12 PIC

Image g001365.gif

Software release

JUNOS 5.5 and later

Description

One OC12 port

Power requirements: 0.41 A/48 V @ 20 W

Intelligent queuing (IQ) PICs support fine-grained queuing per-logical interface.

Conforms to ANSI T1.105-1991 and T1E1.2/93-020R1

ATM and SONET/SDH standards compliant

Alarm and event counting and detection

Compatible with well-known ATM switches

ATM switch ID, which displays the switch IP address and local interface name of the adjacent Fore ATM switches

Optical interface support—see Table 4

Note: On the M5, M10, M20, M40, and M160 routers, this PIC requires an enhanced FPC. See the hardware guide for your router for more information.

Hardware features

One 3010 SAR for segmentation and reassembly into 53-byte ATM cells

High-performance parsing of SONET/SDH frames

ASIC-based packet segmentation and reassembly (SAR) management and output port queuing

64-MB SDRAM memory for ATM SAR

Packet buffering, Layer 2 parsing

Software features

Multiprotocol Label Switching (MPLS) circuit cross-connect for leveraging ATM access networks

User-configurable virtual circuit (VC) and virtual path (VP) support

Support for idle cell or unassigned cell transmission

OAM Fault Management processes Alarm Indication Signal (AIS), Remote Defect Indicator (RDI), and loop cells

Point-to-point and point-to-multipoint mode Layer 2 counters per VC and per VP

Local and remote loopback

ATM Inverse ARP, which enables routers to automatically learn the IP address of the router on the far end of an ATM PVC

Simple Network Management Protocol (SNMP):

Management Information Base (MIB) 2 (RFC 1213)

ATM MIB (RFC 1695)

SONET MIB

Unspecified bit rate (UBR), non-real time variable bit rate (VBR), and constant bit rate (CBR) traffic shaping

Per-VC or per-VP traffic shaping

Support for F4 OAM cells

Support for 16-bit VCI range

Cables and connectors

Duplex SC/PC connector (RX and TX)

LEDs One tricolor per port:

Off—Not enabled

Green—Online with no alarms or failures

Amber—Online with alarms for remote failures

Red—Active with a local alarm; router has detected a failure

Alarms, errors, and events

Alarm Indication Signal (AIS-L, AIS-P)

Bit Error Rate Signal Degrade (BERR-SD), Bit Error Rate Signal Fail (BERR-SF)

Bit Interleaved Parity Errors B1, B2, B3 (CV-S, CV-L, CV-P)

Errored Seconds (ES-S, ES-L, ES-P), Far-end Bit Errors REI-L, REI-P (CV-LFE, CV-PFE), Far-end Errored Seconds (ES-LFE, ES-PFE), Far-end Severely Errored Seconds (SES-LFE, SES-PFE), Far-end Unavailable Seconds (UAS-LFE, UAS-PFE)

Loss of Cell Delineation (LoC), Loss of Frame (LoF), Loss of Pointer (LoP-P), Loss of Signal (LoS)

Payload Mismatch (PLM-P), Payload Unequipped (UNEQ-P)

Remote Defect Indication (RDI-L, RDI-P)

Severely Errored Framing (SEF), Severely Errored Framing Seconds (SEFS-S), Severely Errored Seconds (SES-S, SES-L, SES-P), Unavailable Seconds (UAS-L, UAS-P)

Table 4: Optical Interface Support for ATM2 IQ OC12 PICs

PIC Type Single-mode Intermediate Reach Multimode

Optical interface Single-mode, intermediate reach (Bellcore GR-253 compliant) with SC/PC duplex connector (maximum distance 9.3 miles/15 km) Multimode with SC/PC duplex connector (maximum distance 546.8 yards/500 m)

Wavelength 1274 through 1356 nm 1270 through 1380 nm

Average launch power –15 through –8 dBm –20 through –14 dBm

Receiver saturation –8 dBm –14 dBm

Receiver sensitivity –28 dBm –26 dBm

PIC Type	Single-mode Intermediate Reach	Multimode
Optical interface	Single-mode, intermediate reach (Bellcore GR-253 compliant) with SC/PC duplex connector (maximum distance 9.3 miles/15 km)	Multimode with SC/PC duplex connector (maximum distance 546.8 yards/500 m)
Wavelength	1274 through 1356 nm	1270 through 1380 nm
Average launch power	–15 through –8 dBm	–20 through –14 dBm
Receiver saturation	–8 dBm	–14 dBm
Receiver sensitivity	–28 dBm	–26 dBm

[Contents] [Prev] [Next] [Report an Error]

Description	One OC12 port Power requirements: 0.41 A/48 V @ 20 W Intelligent queuing (IQ) PICs support fine-grained queuing per-logical interface. Conforms to ANSI T1.105-1991 and T1E1.2/93-020R1 ATM and SONET/SDH standards compliant Alarm and event counting and detection Compatible with well-known ATM switches ATM switch ID, which displays the switch IP address and local interface name of the adjacent Fore ATM switches Optical interface support—see Table 4 Note: On the M5, M10, M20, M40, and M160 routers, this PIC requires an enhanced FPC. See the hardware guide for your router for more information.
Hardware features	One 3010 SAR for segmentation and reassembly into 53-byte ATM cells High-performance parsing of SONET/SDH frames ASIC-based packet segmentation and reassembly (SAR) management and output port queuing 64-MB SDRAM memory for ATM SAR Packet buffering, Layer 2 parsing
Software features	Multiprotocol Label Switching (MPLS) circuit cross-connect for leveraging ATM access networks User-configurable virtual circuit (VC) and virtual path (VP) support Support for idle cell or unassigned cell transmission OAM Fault Management processes Alarm Indication Signal (AIS), Remote Defect Indicator (RDI), and loop cells Point-to-point and point-to-multipoint mode Layer 2 counters per VC and per VP Local and remote loopback ATM Inverse ARP, which enables routers to automatically learn the IP address of the router on the far end of an ATM PVC Simple Network Management Protocol (SNMP): Management Information Base (MIB) 2 (RFC 1213) ATM MIB (RFC 1695) SONET MIB Unspecified bit rate (UBR), non-real time variable bit rate (VBR), and constant bit rate (CBR) traffic shaping Per-VC or per-VP traffic shaping Support for F4 OAM cells Support for 16-bit VCI range
Cables and connectors	Duplex SC/PC connector (RX and TX)
LEDs	One tricolor per port: Off—Not enabled Green—Online with no alarms or failures Amber—Online with alarms for remote failures Red—Active with a local alarm; router has detected a failure
Alarms, errors, and events	Alarm Indication Signal (AIS-L, AIS-P) Bit Error Rate Signal Degrade (BERR-SD), Bit Error Rate Signal Fail (BERR-SF) Bit Interleaved Parity Errors B1, B2, B3 (CV-S, CV-L, CV-P) Errored Seconds (ES-S, ES-L, ES-P), Far-end Bit Errors REI-L, REI-P (CV-LFE, CV-PFE), Far-end Errored Seconds (ES-LFE, ES-PFE), Far-end Severely Errored Seconds (SES-LFE, SES-PFE), Far-end Unavailable Seconds (UAS-LFE, UAS-PFE) Loss of Cell Delineation (LoC), Loss of Frame (LoF), Loss of Pointer (LoP-P), Loss of Signal (LoS) Payload Mismatch (PLM-P), Payload Unequipped (UNEQ-P) Remote Defect Indication (RDI-L, RDI-P) Severely Errored Framing (SEF), Severely Errored Framing Seconds (SEFS-S), Severely Errored Seconds (SES-S, SES-L, SES-P), Unavailable Seconds (UAS-L, UAS-P)