Log in
|
How to Buy
|
Contact Us
|
United States (Change)

## Choose Country

### North America

- United States

### Europe

- Deutschland - Germany
- España - Spain
- France
- Italia - Italy
- Россия - Russia
- United Kingdom

### Asia Pacific

- Asean Region (Vietnam, Indonesia, Singapore, Malaysia)
- Australia
- 中国 - China
- India
- 日本 - Japan
- 대한민국 - Korea
- 台灣 - Taiwan

Remember my choice

# Technical Documentation

Download Software
Research a Problem
Case Management
Contract & Product Management
Technical Documentation
Documentation Archive
Report Documentation Bug
Enterprise MIBs
File Format Help
Glossary
Portable Libraries
End-of-Life Products
Contact Support
Guidelines and Policies
Security Resources
Feedback

## Documentation Search

Advanced Search | Search Tips

## Related Documentation

- Transparent Encoding Applications and Support Overview
- How Basic Transparent Encoding Works
- Using Send Timing (ST) Clocking for Higher Speed Circuits with Transparent Encoding
- Configuring Transparent Encoding for CTP Bundles (CTPView)
- Configuring Transparent Encoding for CTP Bundles (CTP Menu)

# Using Phase-Correction FIFO Buffer with Transparent Encoding

The transparent encoding feature provides a phase-correction FIFO buffer. This FIFO buffer aligns the clock and data phase relationship on a transparent encoded circuit in which the clock travels in one direction through the network, and the data travels in the opposite direction. The transparent FIFO buffer is needed because of the latency of signal transport over the IP network.

Figure 1 shows the phase-correction FIFO buffers. You can enable the phase-correction FIFO buffer at either end of the circuit. You would not enable the FIFO buffer at both ends of the circuit.

Figure 1: Transparent Encoding with Phase-Correction FIFO Buffers

Figure 2 shows the paths of the clock and data through the phase-correction FIFO buffer that is enabled on the transparent circuit on the right.

- The clock enters the network from the DCE, goes to the DTE, and then clocks data into the network on the DTE. The clock is also looped back on the DTE to enter the network in phase with the data as it travels from the DTE to the DCE.
- The data enters the FIFO buffer in phase with the clock passing through the network from the DTE to the DCE, while data is clocked out of the FIFO buffer with the clock that entered the network from the DCE, which is in phase with the user clock.

Figure 2: Clock and Data Paths with Transparent Phase-Correction FIFO Buffers

## Related Documentation

- Transparent Encoding Applications and Support Overview
- How Basic Transparent Encoding Works
- Using Send Timing (ST) Clocking for Higher Speed Circuits with Transparent Encoding
- Configuring Transparent Encoding for CTP Bundles (CTPView)
- Configuring Transparent Encoding for CTP Bundles (CTP Menu)

#### Published: 2011-01-09

﻿
Site Map / RSS Feeds / Careers / Accessibility / Feedback / Privacy & Policy / Legal Notices
Copyright© 1999-2011 Juniper Networks, Inc. All rights reserved.
Help
|
My Account
|
Log Out