[Contents] [Prev] [Next] [Index] [Report an Error]

Data-Link Connection Identifiers on Channelized Interfaces

If you use Frame Relay encapsulation on a channelized interface, see Table 36 for the maximum number of data-link connection identifiers (DLCIs) per channel that you can configure at each channel level for various channelized PICs.

If you use a per-unit-scheduler configuration on a channelized interface, see Table 37for the maximum number of data-link connection identifiers (DLCIs) per channel that you can configure at each channel level for various channelized PICs.

Note: The actual number of DLCIs you can configure for each channel is determined by the capabilities of your system, such as the number and types of PICs installed. If the number of DLCIs in the configuration exceeds the capabilities of your system, the routing platform might not be able to support the maximum DLCI values shown in Table 36. To determine the capabilities of your system, please contact Juniper Networks customer support.

Table 36: Frame Relay DLCI Limitations for Channelized Interfaces

PIC Types

Number of DLCIs per Level

Range

Original Channelized PICs

DS0 level channels

  • 3 for sparse mode
  • 1–1022 for sparse mode (0 is reserved for the Local Management Interface [LMI])

T3 and T1 level channels

  • 63 for regular mode
  • 3 for sparse mode
  • 1–63 for regular mode
  • 1–1022 for sparse mode (0 is reserved for the LMI)
Channelized IQ and IQE PICs

DS0 level channels (Channelized DS3 IQ or IQE, Channelized STM1 IQ or IQE, Channelized E1 IQ, Channelized OC3 IQ or IQE, or Channelized OC12 IQ or IQE PICs)

  • 16
  • 1–1022 (0 is reserved for the LMI)

E1 level channels (Channelized E1 IQ PIC)

  • 64
  • 1–1022 (0 is reserved for the LMI)

E1 level channels (Channelized STM1 IQ or IQE PIC)

  • 64
  • 1–1022 (0 is reserved for the LMI)

OC3 level channels (Channelized OC3 IQ or IQE, or Channelized OC12 IQ or IQE PIC)

  • 1023
  • 1–1022 (0 is reserved for the LMI)

OC12 level channels (Channelized OC12 IQ or IQE PIC)

  • 1023
  • 1–1022 (0 is reserved for the LMI)

STM1 level channel (Channelized STM1 IQ or IQE PIC)

  • 1023
  • 1–1022 (0 is reserved for the LMI)

T1 level channels (Channelized DS3 IQ or IQE PIC)

  • 64
  • 1–1022 (0 is reserved for the LMI)

T1 level channels (Channelized OC3 IQ or IQE, or Channelized OC12 IQ or IQE PIC)

  • 64
  • 1–1022 (0 is reserved for the LMI)

T3 level channel (Channelized DS3 IQ or IQE, Channelized OC3 IQ or IQE, or Channelized OC12 IQ or IQE PIC)

  • 256
  • 1–1022 (0 is reserved for the LMI)

Table 37: Per Unit Scheduler DLCI Limitations for Channelized Interfaces

PIC Types

Number of DLCIs per Level

 

Non M40e platforms

M40e platform only

with per-unit-scheduler

without per-unit-scheduler

with per-unit-scheduler

without per-unit-scheduler

DS0 level channels

  • 64
  • 64
  • 16
  • 16

T1/E1 level channels

  • 64
  • 64
  • 64
  • 64

TS3/E3 level channels

  • 975

Protocol Family Combinations apply

256

256

SONET

  • 64

Protocol Family Combinations apply

975

Protocol Family Combinations apply

Protocol Family Combinations

Combining multiple protocol families per PIC changes the number of Frame Relay DLCIs as shown.

Protocol Family CombinationssNumber of DLCIs per PIC
  

inet

3600

  

inet6

3600

  

mpls

3000

  

inet, inet6

2400

  

inet, mpls

2000

  

inet6, mpls

2000

  

inet, inet6, mpls

1550


[Contents] [Prev] [Next] [Index] [Report an Error]