[Contents] [Prev] [Next] [Index] [Report an Error]

Channelized OC3 IQ and IQE Overview

Channelized intelligent queuing (IQ) and channelized enhanced intelligent queuing (IQE) interfaces allow arbitrary and dynamic channelization of serial links, allowing greater flexibility than regular channelized interfaces.

On each port of a Channelized OC3 IQ or a Channelized OC3 IQE interface, you can configure the following interface types:

One OC3 SONET interface
Up to three T3 interfaces
Up to 84 T1 interfaces
Up to three E3 interfaces (COC3 IQE PICs in SDH mode)
Up to 63 E1 interfaces (COC3 IQE PICs in SDH mode)
Up to 336 NxDS0 interfaces on an M-series platform
Up to 768 NxDS0 interfaces on a T-series platform

Figure 31 shows an example of how a Channelized OC3 PIC might be partitioned. In the figure, the OC3 SONET interface would be a standalone interface because it would use the entire bandwidth of the PIC. The same applies to each port of the 2–port Channelized OC3 Enhanced IQ (IQE) PIC.

Figure 31: Channelized OC3 IQ Interface Example for Show Interfaces Controller

Image g015549.gif

You can configure the following encapsulation types:

PPP
Frame Relay
Cisco HDLC
CCC
TCC
MPLS—On IQE interfaces.

For more information about interface encapsulation, see Configuring Interface Encapsulation on Physical Interfaces and Configuring Interface Encapsulation on Logical Interfaces.

To configure channelized interfaces, include the following statements at the [edit interfaces interface-name] hierarchy level:



[edit interfaces interface-name]

no-partition interface-type type;

partition partition-number oc-slice oc-slice-range interface-type type;

partition partition-number timeslots time-slot-range interface-type type;

[Contents] [Prev] [Next] [Index] [Report an Error]