[Contents] [Prev] [Next] [Index] [Report an Error]

Structure of Channelized IQ and Channellized IQE PICs

Figure 20 to Figure 29show the structural organization of the Channelized PICs, channe1ized IQ PICs, and channelized IQE PICs. Table 38 shows the structure of all channelized PICs, including channelized PICs, channelized IQ PICs, and channelized IQE PICs.

Figure 20: Structure of the Channelized OC3 IQ PIC

Image g015502.gif

Figure 21: Structure of the Channelized OC12 IQ PIC

Image g003012.gif

Figure 22: Structure of the Channelized STM1 IQ PIC

Image g003087.gif

Figure 23: Structure of the Channelized DS3 IQ PIC

Image g003023.gif

Figure 24: Structure of the Channelized E1 IQ PIC

Image g003024.gif

Figure 25: Structure of the Channelized OC3/STM1 IQE PIC (port in SONET Mode)

Image nicg93-coc3-sonet-iqe.gif

Figure 26: Structure of the Channelized OC3/STM1 IQE PIC (port in SDH Mode)

Image nicg93-cstm1-iqe.gif

Figure 27: Structure of the Channelized OC12/STM4 IQE PIC (port in SONET Mode)

Image nicg93-coc12-sdh-iqe.gif

Figure 28: Structure of the Channelized OC12/STM4 IQE PIC (port in SDH Mode)

Image nicg93-cstm4-iqe.gif

Figure 29: Structure of the Channelized CDS3/E3 IQE PIC (port in DS3 Mode)

Image nicg93-cds3-iqe.gif

Figure 30: Structure of the Channelized CDS3/E3 IQE PIC (port in E3 Mode)

Image nicg93-e3-iqe.gif

Table 38: Structural Differences: Channelized PICs, Channelized IQ PICs, and Channelized IQE PICs

PIC Type	Transport	Path	DS3	DS1/E1	E3
Channelized PICs
Channelized E1	Not applicable.	Not applicable.	Not applicable.	e1-fpc/pic/port ds-fpc/pic/port:0	Not applicable.
Channelized OC12	t3-fpc/pic/port:0	t3-fpc/pic/port:[0-11]	t3-fpc/pic/port:[0-11]	Not applicable.	Not applicable.
Channelized STM1	e1-fpc/pic/port:0	e1-fpc/pic/port:0	Not applicable.	e1-fpc/pic/port:[0-63]	Not applicable.
Channelized T3 and Multichannel T3	Not applicable.	Not applicable.	t1-fpc/pic/port:0	t1-fpc/pic/port:[0-27]	Not applicable.
Channelized IQ PICs
Channelized DS3 IQ	Not applicable.	Not applicable.	ct3-fpc/pic/port t3-fpc/pic/port	ct1-fpc/pic/port:[1-28] t1-fpc/pic/port:[1-28]	Not applicable.
Channelized E1 IQ	Not applicable.	Not applicable.	Not applicable.	ce1-fpc/pic/port e1-fpc/pic/port	Not applicable.
Channelized OC3 IQ	coc3-fpc/pic/port	coc1-fpc/pic/port:[1-3] so-fpc/pic/port	ct3-fpc/pic/port:[1-3] t3-fpc/pic/port:[1-3]	ct1-fpc/pic/port:[1-3]:[1-28] t1-fpc/pic/port:[1-3]:[1-28]	Not applicable.
Channelized OC12 IQ	coc12-fpc/pic/port	coc1-fpc/pic/port:[1-12] so-fpc/pic/port	ct3-fpc/pic/port:[1-12] t3-fpc/pic/port:[1-12]	ct1-fpc/pic/port:[1-3]:[1-28] t1-fpc/pic/port:[1-3]:[1-28]	Not applicable.
Channelized STM1 IQ	Not applicable.	cau4-fpc/pic/port so-fpc/pic/port	Not applicable.	ce1-fpc/pic/port:[1-63] e1-fpc/pic/port:[1-63]	Not applicable.
Channelized IQE PICs
Channelized OC3 IQE	coc3-fpc/pic/port	coc1-fpc/pic/port:[1-3] so-fpc/pic/port	ct3-fpc/pic/port:[1-3] t3-fpc/pic/port:[1-3]	ct1-fpc/pic/port:[1-3]:[1-28] t1-fpc/pic/port:[1-3]:[1-28]	Not applicable.
Channelized OC12 IQE	coc12-fpc/pic/port	coc1-fpc/pic/port:[1-12] so-fpc/pic/port	ct3-fpc/pic/port:[1-12] t3-fpc/pic/port:[1-12]	ct1-fpc/pic/port:[1-3]:[1-28] t1-fpc/pic/port:[1-3]:[1-28]	Not applicable.
Channelized STM1 IQE	cstm1-fpc/pic/port	cau4-fpc/pic/port so-fpc/pic/port	Not applicable.	ce1-fpc/pic/port:[1-63] e1-fpc/pic/port:[1-63]	e3-fpc/pic/port:[1:3]]
Channelized STM4 IQE	cstm4-fpc/pic/port	cau4-fpc/pic/port so-fpc/pic/port	Not applicable.	ce1-fpc/pic/port:[1-63] e1-fpc/pic/port:[1-63]	e3-fpc/pic/port:[1:3]
Channelized DS3 IQE	Not applicable.	Not applicable.	ct3-fpc/pic/port t3-fpc/pic/port	ct1-fpc/pic/port:[1-28] t1-fpc/pic/port:[1-28]	Not applicable.
Channelized E3 IQE	Not applicable.	cau4-fpc/pic/port so-fpc/pic/port	Not applicable.	ce1-fpc/pic/port:[1:4]:[1-63] e1-fpc/pic/port:[1–4]:[1-63]	e3-fpc/pic/port:[1:4]

[Contents] [Prev] [Next] [Index] [Report an Error]