[Contents]
[Prev]
[Next]
[Index]
[Report an Error]
Configuring the Scheduler Buffer Size
To control congestion at the output stage, you
can configure the delay-buffer bandwidth. The delay-buffer bandwidth
provides packet buffer space to absorb burst traffic up to the specified
duration of delay. Once the specified delay buffer becomes full, packets
with 100 percent drop probability are dropped from the head of
the buffer.
The default scheduler transmission rate for queues
0 through 7 are 95, 0, 0, 5, 0, 0, 0, and 0 percent
of the total available bandwidth.
The default buffer size percentages for queues
0 through 7 are 95, 0, 0, 5, 0, 0, 0, and 0 percent
of the total available buffer. The total available buffer per queue
differs by PIC type, as shown in Table 29.
To configure the buffer size, include the buffer-size statement at the [edit class-of-service schedulers scheduler-name] hierarchy level:
- [edit class-of-service schedulers scheduler-name]
-
buffer-size (percent percentage | remainder | temporal microseconds);
For each scheduler, you can configure the buffer
size as one of the following:
- A percentage of the total buffer. The total buffer per
queue is based on microseconds and differs by platform type, as shown
in Table 29.
- The remaining buffer available. The remainder is the buffer
percentage that is not assigned to other queues. For example, if you
assign 40 percent of the delay buffer to queue 0, allow queue 3 to
keep the default allotment of 5 percent, and assign the remainder
to queue 7, then queue 7 uses approximately 55 percent of the delay
buffer.
- A temporal value, in microseconds. For the temporal setting,
the queuing algorithm starts dropping packets when it queues more
than a computed number of bytes. This maximum is computed by multiplying
the logical interface speed by the configured temporal value. The
buffer size temporal value per queue differs by platform type, as
shown in Table 29.
For information about configuring large buffer
sizes on IQ PICs, see Configuring
Large Delay Buffers for Slower Interfaces.
Table 29: Buffer
Size Temporal Value Ranges by Platform Type
|
Platforms
|
Temporal Value Ranges
|
|
T-series and M320, Type 1 and Type 2 FPCs
|
1 through 80,000 microseconds
|
|
T-series and M320, Type 3 FPCs
|
1 through 50,000 microseconds
|
|
M120, M320 E3-FPCs, and MX nonenhanced Queuing DPCs
|
1 through 100,000 microseconds
|
|
M7i, M10i, M5, and M10
|
1 through 100,000 microseconds
|
|
Other M-series
|
1 through 200,000 microseconds
|
|
IQ PICs on all platforms
|
1 through 100,000 microseconds
|
| With Large
Buffer Sizes Enabled |
|
IQ PICs on all platforms
|
1 through 500,000 microseconds
|
|
Gigabit Ethernet IQ VLANs
|
|
With shaping rate up to 10 Mbps
|
1 through 400,000 microseconds
|
|
With shaping rate up to 20 Mbps
|
1 through 300,000 microseconds
|
|
With shaping rate up to 30 Mbps
|
1 through 200,000 microseconds
|
|
With shaping rate up to 40 Mbps
|
1 through 150,000 microseconds
|
|
With shaping rate above 40 Mbps
|
1 through 100,000 microseconds
|
For more information about configuring delay buffers,
see the following subtopics:
[Contents]
[Prev]
[Next]
[Index]
[Report an Error]