[Contents] [Prev] [Next] [Index] [Report an Error]

Example: Channelized E1 IQ Interface Configuration

Figure 10: Channelized E1 IQ Interface Example

Image g003029.gif

 

This example shows two ways to configure a channelized E1 IQ interface. Figure 10 shows a fractional E1 method and the NxDS0 method seen previously in the complex OC12 configuration example (see Example: Complex Configuration for a Channelized OC12 IQ Interface). The NxDS0 method breaks the channelized E1 IQ interface into discrete DS0 blocks, whereas the fractional method creates a clear channel E1 that is segmented by time slots.

To configure NxDS0 channels, include the partition statement at the [edit interfaces ce1-fpc /pic/port] hierarchy level. Include the timeslots and interface-type ds options to create the desired number of NxDS0 interfaces in time slots 2 through 32.

To configure a fractional E1 on a channelized E1 IQ interface, include the no-partition statement at the [edit interfaces ce1-fpc/pic/port] hierarchy level. After you commit this configuration, configure standard E1 options on the clear channel E1 interface. Include the timeslots statement at the [edit interfaces e1-fpc/pic/port e1-options] hierarchy level. Time slot 1 is reserved; use time slots 2 through 32.

Router A—NxDS0 Method

[edit]
interfaces {
ce1-1/2/3 {
partition 1 timeslots 11 interface-type ds; # Creates NxDS0 channel ds-1/2/3:1.
partition 2 timeslots 2-10 interface-type ds; # Creates a channel group with
}                            # 9 NxDS0s.
ds-1/2/3:1 {
unit 0 {
family inet {
address 10.25.1.2/24;
}
}
}
ds-1/2/3:2 {
unit 0 {
family inet {
address 10.25.2.2/24;
}
}
}
}

Router A—Fractional E1 Method

[edit]
interfaces {
ce1-1/2/6 {
no-partition interface-type e1; # This creates a single E1 channel: e1-1/2/6.
}
e1-1/2/6 {
e1-options {
timeslots 2-3; # This statement enables only 2 of the 31 NxDS0 time slots
}         # available on e1-1/2/6. You can use time slots 2 through 32.
unit 0 {
family inet {
address 10.255.126.2/24;
}
}
}
}
[Contents] [Prev] [Next] [Index] [Report an Error]

Copyright © 2008, Juniper Networks, Inc. All rights reserved. Trademark Notice.