Navigation
Table of Contents
Guide That Contains This Content
[+] Expand All
[-] Collapse All
Related Documentation
- ACX Series
- External Clock Synchronization Overview for ACX Series Routers
- Configuring External Clock Synchronization for ACX Series Routers
- Synchronous Ethernet Overview
- show chassis synchronization
- M Series
- show chassis synchronization
- MX Series
- Synchronous Ethernet Overview
- PTX Series
- Synchronous Ethernet Overview
- show chassis synchronization
- T Series
- show chassis synchronization
framing (T1 Options for BITS Interfaces)
Syntax
framing (esf | sf);
Hierarchy Level
[edit chassis synchronization interfaces bits signal-type t1-options]
Release Information
Statement introduced in Junos OS Release 12.3 for ACX Series Routers.
Description
Configure the framing format for the building-integrated timing supply (BITS) interface when the signal type is T1 . Valid only when t1 is the signal-type configured at the [edit chassis synchronization source interfaces interface-name bits signal-type].
Options
esf | — | Extended superframe (ESF) mode for T1 interfaces. |
sf | — | Superframe (SF) mode for T1 interfaces. |
Required Privilege Level
interface—To view this statement in the configuration.
interface-control—To add this statement to the configuration.
Related Documentation
- ACX Series
- External Clock Synchronization Overview for ACX Series Routers
- Configuring External Clock Synchronization for ACX Series Routers
- Synchronous Ethernet Overview
- show chassis synchronization
- M Series
- show chassis synchronization
- MX Series
- Synchronous Ethernet Overview
- PTX Series
- Synchronous Ethernet Overview
- show chassis synchronization
- T Series
- show chassis synchronization

