[
Contents]
[
Prev]
[
Next]
[
Index]
[
Report an Error]
List of Tables
-
Table
1: Notice Icons
-
Table
2: Text and
Syntax Conventions
-
Table
3: Technical Documentation for Supported Routing Platforms
-
Table
4: JUNOS Software Network
Operations Guides
-
Table
5: Additional Books
Available Through http://www.juniper.net/books
-
Table
6: CoS Mappings—Inputs
and Outputs
-
Table
7: Default
VPLS Classifiers
-
Table
8: CoS Hardware
Capabilities and Limitations
-
Table
9: Drop Priority Classification
for Packet Sent from Enhanced III to Enhanced II FPC on M320
-
Table
10: Drop Priority Classification
for Packet Sent from Enhanced II FPC Without Tricolor Marking to Enhanced
III FPC on M320
-
Table
11: Drop Priority Classification
for Packet Sent from Enhanced II FPC With Tricolor Marking to Enhanced
III FPC on M320
-
Table
12: Routing
Engine Protocol Queue Assignments
-
Table
13: Default
CoS Values
-
Table
14: Default
IP Precedence Classifier
-
Table
15: Default
MPLS Classifier
-
Table
16: Default
DSCP Classifier
-
Table
17: Default
IEEE 802.1p Classifier
-
Table
18: Default
IP Precedence (ipprec-default) Classifier
-
Table
19: Logical
Interface Classifier Combinations by Platform
-
Table
20: Default
MPLS EXP Classification Table
-
Table
21: Default
Forwarding Classes
-
Table
22: Sample
Forwarding Class-to-Queue Mapping
-
Table
23: Buffer
Size Temporal Value Ranges by Platform Type
-
Table
24: Recommended Delay Buffer Sizes
-
Table
25: Maximum
Delay Buffer with q-pic-large-buffer Enabled by Interface
-
Table
26: Delay-Buffer
Calculations
-
Table
27: NxDSO
Transmission Rates and Delay Buffers
-
Table
28: Scheduling
Priority Mappings by FPC Type
-
Table
29: Shaping
Rate and WRR Calculations by PIC Type
-
Table
30: Transmission
Scheduling Support by Interfaces Type
-
Table
31: Bandwidth
and Delay Buffer Allocations by Configuration Scenario
-
Table
32: Bandwidth
and Delay Buffer Allocations by Configuration Scenario
-
Table
33: Scheduler
Allocation for an Ethernet IQ2 PIC
-
Table
34: TCM Platform
Interoperation
-
Table
35: Color-Blind Mode TCM Color-to-PLP
Mapping
-
Table
36: Color-Aware
Mode TCM PLP Mapping
-
Table
37: Color-Blind
Mode TCM Color-to-PLP Mapping
-
Table
38: Color-Aware
Mode TCM Mapping
-
Table
39: Tricolor
Marking Policer Statements
-
Table
40: Default
Packet Header Rewrite Mappings
-
Table
41: Default
MPLS EXP Rewrite Table
-
Table
42: Hierarchical Scheduler
Nodes
-
Table
43: Queue Priority
-
Table
44: Internal Node Queue
Priority for CIR Mode
-
Table
45: Internal Node
Queue Priority for PIR-only Mode
-
Table
46: IQ2 PIC and EQ DPC Compared
-
Table
47: Shaper Accuracy of 40-port
Gigabit Ethernet EQ DPC at the Logical Interface Level
-
Table
48: Shaper Accuracy of 40-port
Gigabit Ethernet EQ DPC at the Interface Set Level
-
Table
49: Shaper Accuracy of 40–port
Gigabit Ethernet EQ DPC at the Port Level.
-
Table
50: JUNOS Priorities Mapped to EQ
DPC Hardware Priorities
-
Table
51: LSR Default
Classification
[
Contents]
[
Prev]
[
Next]
[
Index]
[
Report an Error]