[Contents] [Prev] [Next] [Index] [Report an Error]

Configuring Channelized OC12 Interfaces

Channelized intelligent queuing (IQ) interfaces allow arbitrary and dynamic channelization of serial links, allowing greater flexibility than the channelized interfaces. Figure 22, Figure 23, and Figure 24 illustrate the difference in flexibility between Channelized OC12 IQ Physical Interface Cards (PICs) and a channelized OC12 PIC.


Figure 22: Sample Channelization of OC12 IQ PIC (SONET mode)

In Figure 22, a Channelized OC12 IQ PIC operating in SONET mode is partitioned into the following OC slices:

  1. An OC3 interface
  2. Another OC3 interface
  3. A channelized OC1 partitioned into T1 interfaces
  4. A channelized OC1 converted into a T3 interface
  5. A channelized OC1 partitioned into T1 interfaces and channelized T1s, which are partitioned into NxDS0 interfaces
  6. A channelized OC1 converted into a channelized T3, which is partitioned into T1 interfaces
  7. A channelized OC1 converted into a channelized T3, which is partitioned into T1 interfaces and a channelized T1, which is partitioned into NxDS0 interfaces
  8. A channelized OC1 partitioned into channelized T1s, which are partitioned into NxDS0 interfaces

This is one of thousands of ways to configure a Channelized OC12 IQ PIC. To configure the interfaces shown in Figure 22, see Example: Configuring Channelized OC12 IQ Interfaces.


Figure 23: Sample Channelization of OC12 IQ PIC (SDH mode)

In Figure 23, a Channelized OC12 IQ PIC operating in SDH mode results in a channelized STM4 interface, which can be nonpartitioned into one SDH VC-4-VC interface or partitioned into the following OC slices:

  1. An SDH VC-4 interface
  2. A channelized administrative unit 4 (AU-4) partitioned into channelized T3 interfaces and T3 interfaces
  3. Another channelized AU-4 interface converted into T3 interfaces
  4. Another channelized AU-4 interface converted into a channelized T3 interface. which is partitioned further into a channelized T1 and a T1 interface. The channelized T1 interface is further partitioned into NxDS0 interfaces.

This is one of thousands of ways to configure a Channelized OC12 IQ PIC.


Figure 24: Sample Channelization of OC12 PIC

Figure 24 shows five T3 channels configured on the Channelized OC12 PIC. You can configure seven additional T3 channels. For more information about configuring Channelized OC12 PICs, see Configuring Channelized OC12 Interfaces.

For a full configuration example, see the JUNOS Feature Guide.

This chapter is organized as follows:

[Contents] [Prev] [Next] [Index] [Report an Error]