[Contents] [Prev] [Next] [Index] [Report an Error]

Configure ATM 1 and ATM 2 Interfaces

Asynchronous Transfer Mode (ATM) is a network protocol designed to facilitate the simultaneous handling of various types of traffic streams (voice, data, and video) at very high speeds over the same physical connection. By always using 53-byte cells, ATM simplifies the design of hardware, enabling it to quickly determine the destination address of each cell. This allows simple switching of network traffic at much higher speeds than are easily accomplished using protocols with variable sizes of transfer units, such as Frame Relay and TCP/IP.

Although ATM was designed to operate without the requirement of any other networking protocol, other protocols are frequently segmented and encapsulated across multiple, smaller ATM cells; in effect making ATM a transport mechanism for pre-existing technologies such as Frame Relay and the TCP/IP family of protocols.

ATM relies on the concepts of virtual paths and virtual circuits. A virtual path, represented by a specific virtual path identifier (VPI), establishes a route between two devices in a network. Each VPI can contain multiple virtual circuits, each represented by a virtual circuit identifier (VCI).

VPIs and VCIs are local to the router, which means that only the two devices connected by the VCI or VPI need know the details of the connection. In a typical ATM network, user data might traverse multiple connections, using many different VPI and VCI connections. Each end device, just as each device in the network, needs to know only the VCI and VPI information for the path to the next device.

The second-generation ATM physical interface (ATM 2) supports one-port OC-12 and two-port OC-3 PICs on M-series routers, and two-port OC-12 PICs on M40e, M160, and T-series platforms.


For the M40e router, the two-port OC-12 PIC must be installed in slot 0 of a Type 2 FPC.

With ATM 2 interfaces, you can configure virtual path (VP) shaping and operation, administration, and maintenance (OAM) F4 cell flows.

This chapter is organized as follows:

For configuration differences between ATM 1 and ATM 2 interfaces, see Table 11.

[Contents] [Prev] [Next] [Index] [Report an Error]