Juniper Networks
Log in
|
How to Buy
|
Contact Us
|
United States (Change)
Choose Country
Close

Choose Country

North America

  • United States

Europe

  • Deutschland - Germany
  • España - Spain
  • France
  • Italia - Italy
  • Россия - Russia
  • United Kingdom

Asia Pacific

  • Asean Region (Vietnam, Indonesia, Singapore, Malaysia)
  • Australia
  • 中国 - China
  • India
  • 日本 - Japan
  • 대한민국 - Korea
  • 台灣 - Taiwan
Solutions
Products & Services
Company
Partners
Support
Education
Community
Security Intelligence Center

Technical Documentation

Download Software
Research a Problem Login required
Case Management Login required
Contract & Product Management Login required
Technical Documentation
Documentation Archive
Enterprise MIBs
File Format Help
Glossary
Portable Libraries
End-of-Life Products
Contact Support
Guidelines and Policies
Security Resources
Home > Support > Technical Documentation > T Series Routers > T1600 Router Hardware > T1600 Packet Forwarding Engine Architecture
Print
Rate and give feedback:  Feedback Received. Thank You!
Rate and give feedback: 
Close
This document helped resolve my issue.  Yes No

Additional Comments

800 characters remaining

May we contact you if necessary?

Name:  
E-mail: 
Submitting...
 

Related Documentation

  • T Series
  • T1600 Flexible PIC Concentrator (FPC) Description
  • T1600 PIC Description
  • T1600 Chassis Description
  • T1600 Router Description
  • Replacing T1600 Packet Forwarding Engine Components
 

T1600 Packet Forwarding Engine Architecture

The Packet Forwarding Engines provide the Layer 2 and Layer 3 packet switching, forwarding, and route lookup functions. The Packet Forwarding Engines are implemented in ASICs that are physically located on the FPCs and the PICs.

Each Packet Forwarding Engine consists of the following components (see Data Flow Through the T1600 Router ):

  • Layer 2/Layer 3 Packet Processing ASIC, which performs Layer 2 and Layer 3 encapsulation and de-encapsulation, and manages the division and reassembly of packets within the T1600 router.
  • Queuing and Memory Interface ASICs, which manage the buffering of data cells in memory and the queueing of notifications.
  • T-series Internet Processor, which provides the route lookup function.
  • Switch Interface ASICs, which extract the route lookup key and manage the flow of data cells across the switch fabric.
  • Media-specific ASICs on the PICs that perform control functions tailored to the PIC media types.
 

Related Documentation

  • T Series
  • T1600 Flexible PIC Concentrator (FPC) Description
  • T1600 PIC Description
  • T1600 Chassis Description
  • T1600 Router Description
  • Replacing T1600 Packet Forwarding Engine Components
 

Published: 2011-07-27

 
  • About Juniper
  • The New Network
  • Investor Relations
  • Press Releases
  • Newsletters
  • Juniper Offices
  • Resources
  • How to Buy
  • Partner Locator
  • Image Library
  • Visio Templates
  • Security Center
  • Community
  • Forums
  • Blogs
  • Junos Central
  • Social Media
  • Support
  • Technical Documentation
  • Knowledge Base (KB)
  • Software Downloads
  • Product Licensing
  • Contact Support
Site Map / RSS Feeds / Careers / Accessibility / Feedback / Privacy & Policy / Legal Notices
Copyright© 1999-2012 Juniper Networks, Inc. All rights reserved.
Help
|
My Account
|
Log Out