[ Contents] [ Prev] [ Next] [ Index] [ Report an Error]

List of Tables

Table 1: Additional Books Available Through http://www.juniper.net/books
Table 2: Notice Icons
Table 3: Text and Syntax Conventions
Table 4: CoS Mappings—Inputs and Outputs
Table 5: Default VPLS Classifiers
Table 6: CoS Hardware Capabilities and Limitations
Table 7: Drop Priority Classification for Packet Sent from Enhanced III to Enhanced II FPC on M320 Routers
Table 8: Drop Priority Classification for Packet Sent from Enhanced II FPC Without Tricolor Marking to Enhanced III FPC on M320 Routers
Table 9: Drop Priority Classification for Packet Sent from Enhanced II FPC with Tricolor Marking to Enhanced III FPC on M320 Routers
Table 10: Routing Engine Protocol Queue Assignments
Table 11: CoS Features of PIC Families Compared
Table 12: Scheduling on PIC Families Compared
Table 13: Schedulers on PIC Families Compared
Table 14: Queue Parameters on PIC Families Compared
Table 15: Default CoS Values
Table 16: Default IP Precedence Classifier
Table 17: Default MPLS Classifier
Table 18: Default DSCP Classifier
Table 19: Default IEEE 802.1p Classifier
Table 20: Default IEEE 802.1ad Classifier
Table 21: Default IP Precedence (ipprec-default) Classifier
Table 22: Logical Interface Classifier Combinations by Platform
Table 23: Default MPLS EXP Classification Table
Table 24: Default Forwarding Classes
Table 25: Sample Forwarding Class-to-Queue Mapping
Table 26: Buffer Size Temporal Value Ranges by Platform Type
Table 27: Recommended Delay Buffer Sizes
Table 28: Maximum Delay Buffer with q-pic-large-buffer Enabled by Interface
Table 29: Delay-Buffer Calculations
Table 30: NxDS0 Transmission Rates and Delay Buffers
Table 31: Scheduling Priority Mappings by FPC Type
Table 32: Shaping Rate and WRR Calculations by PIC Type
Table 33: Transmission Scheduling Support by Interfaces Type
Table 34: Bandwidth and Delay Buffer Allocations by Configuration Scenario
Table 35: Bandwidth and Delay Buffer Allocations by Configuration Scenario
Table 36: Scheduler Allocation for an Ethernet IQ2 PIC
Table 37: RTT Delay Buffers for IQ2 PICs
Table 38: TCM Platform Interoperation
Table 39: Color-Blind Mode TCM Color-to-PLP Mapping
Table 40: Color-Aware Mode TCM PLP Mapping
Table 41: Color-Blind Mode TCM Color-to-PLP Mapping
Table 42: Color-Aware Mode TCM Mapping
Table 43: Tricolor Marking Policer Statements
Table 44: Default Packet Header Rewrite Mappings
Table 45: Default MPLS EXP Rewrite Table
Table 46: Hierarchical Scheduler Nodes
Table 47: Queue Priority
Table 48: Internal Node Queue Priority for CIR Mode
Table 49: Internal Node Queue Priority for PIR-Only Mode
Table 50: IQ2 PIC and Enhanced Queuing DPC Compared
Table 51: Shaper Accuracy of 1-Gbps Ethernet at the Logical Interface Level
Table 52: Shaper Accuracy of 10-Gbps Ethernet at the Logical Interface Level
Table 53: Shaper Accuracy of 1-Gbps Ethernet at the Interface Set Level
Table 54: Shaper Accuracy of 10-Gbps Ethernet at the Interface Set Level
Table 55: Shaper Accuracy of 1-Gbps Ethernet at the Physical Port Level
Table 56: Shaper Accuracy of 10-Gbps Ethernet at the Physical Port Level
Table 57: JUNOS Priorities Mapped to Enhanced Queuing DPC Hardware Priorities
Table 58: Shaping Rates and WFQ Weights
Table 59: Example Shaping Rates and WFQ Weights
Table 60: Rounding Configured Weights to Hardware Weights
Table 61: Allocating Weights with PIR and CIR on Logical Interfaces
Table 62: Sharing Bandwidth Among Logical Interfaces
Table 63: First Example of Bandwidth Sharing
Table 64: Second Example of Bandwidth Sharing
Table 65: Final Example of Bandwidth Sharing
Table 66: Default Handling of Excess Traffic
Table 67: Basic Example of Excess Bandwidth
Table 68: Hardware Use of Basic Example Parameters
Table 69: Default Mode Example for IQE PICs
Table 70: Undersubscribed PIR Mode Example for IQE PICs
Table 71: Oversubscribed PIR Mode Example for IQE PICs
Table 72: CIR Mode Example for IQE PICs
Table 73: Excess Rate Mode Example for IQE PICs
Table 74: Default Queue Rates on the IQE PIC
Table 75: PIR Mode, with No Excess Configuration
Table 76: PIR Mode, with No Excess Hardware Behavior
Table 77: PIR Mode with Transmit Rate Configuration
Table 78: PIR Mode with Transmit Rate Hardware Behavior
Table 79: Second PIR Mode with Transmit Rate Configuration Example
Table 80: Second PIR Mode with Transmit Rate Hardware Behavior Example
Table 81: PIR Mode with Transmit Rate and Excess Rate Configuration
Table 82: PIR Mode with Transmit Rate and Excess Rate Hardware Behavior
Table 83: Excess Rate Configuration
Table 84: Excess Rate Hardware Behavior
Table 85: PIR Mode Generating Error Condition
Table 86: PIR Mode Generating Error Condition Behavior
Table 87: CIR Mode with No Excess Rate Configuration
Table 88: CIR Mode with No Excess Rate Hardware Behavior
Table 89: CIR Mode with Some Shaping Rates and No Excess Rate Configuration
Table 90: CIR Mode with Some Shaping Rates and No Excess Rate Hardware Behavior
Table 91: CIR Mode with Shaping Rates and Transmit Rates and No Excess Rate Configuration
Table 92: CIR Mode with Shaping Rates and Transmit Rates and No Excess Rate Hardware Behavior
Table 93: CIR Mode with Shaping Rates Greater Than Logical Interface Shaping Rate Configuration
Table 94: CIR Mode with Shaping Rates Greater Than Logical Interface Shaping Rate Hardware Behavior
Table 95: CIR Mode with Excess Rate Configuration
Table 96: CIR Mode with Excess Rate Hardware Behavior
Table 97: Oversubscribed PIR Mode with Transmit Rate Configuration
Table 98: Oversubscribed PIR Mode with Transmit Rate Hardware Behavior
Table 99: Oversubscribed PIR Mode with Transmit Rate and Excess Rate Configuration
Table 100: Oversubscribed PIR Mode with Transmit Rate and Excess Rate Hardware Behavior
Table 101: CIR Mode with Transmit Rate and Excess Rate Configuration
Table 102: CIR Mode with Transmit Rate and Excess Rate Hardware Behavior
Table 103: Excess Priority Configuration
Table 104: Current Behavior with Multiple Priority Levels
Table 105: Current Behavior with Same Priority Levels
Table 106: Current Behavior with Strict-High Priority
Table 107: Strict-High Priority with Higher Load
Table 108: Sharing with Multiple Priority Levels
Table 109: Sharing with the Same Priority Levels
Table 110: Sharing with at Least One Strict-High Priority
Table 111: Sharing with at Least One Strict-High Priority and Higher Load
Table 112: Sharing with at Least One Strict-High Priority and Rate Limit
Table 113: LSR Default Classification

[ Contents] [ Prev] [ Next] [ Index] [ Report an Error]